基于FPGA的Σ-ΔADC转换器的设计和实现

Design and Implementation of Σ-ΔADC Converter Based on FPGA

  • 摘要: 针对瞬时采样方法只适合变频器模拟量比较平滑且采样频率较高的场合和平均值采样法要求采样频率高、运算速度快的问题,设计了一种基于FPGA的Σ-ΔADC转换器,介绍了Σ-ΔADC转换器的结构原理和Sinc3滤波器的设计。该转换器将Σ-Δ调制器和FPGA有效结合,既提高了采样精度,也提高了模拟信号传输的抗干扰能力及检测装置耐压的能力。实验验证了该转换器的正确性。

     

    Abstract: For problems that instantaneous sampling method is only suitable for occasions that frequency converter analog is more smooth and sampling frequency is higher, and average value sampling method requires high sampling frequency and fast operation, a Σ-ΔADC converter based on FPGA was designed, and structure principle of the Σ-ΔADC converter and design of Sinc3 filter were introduced. The converter combines Σ-ΔADC modulator with FPGA effectively, and it not only improves sampling precision, but also improves anti-interference ability of analog signal in transmission and voltage withstand ability of detection device. The experiment validated correctness of the converter.

     

/

返回文章
返回