Abstract: The technology of getting the bit alignment signal of phase-locked loop is a very important practical problem in communications system. This paper introduced a system to pick up the bit alignment signal of digital phase-locked loop which is programmed in AHDL language and its CPU is CPLD (Complicated Programmable Logic Device). Using this technology, the system will be more stable and credible in its configuration design and function realization.